

TWELFTH EDITION

GLOBAL EDITION

# Digital Systems

## Principles and Applications

**Neal S. Widmer**  
Purdue University

**Gregory L. Moss**  
Purdue University

**Ronald J. Tocci**  
Monroe Community College



Pearson

Harlow, England • London • New York • Boston • San Francisco • Toronto • Sydney • Dubai • Singapore • Hong Kong  
Tokyo • Seoul • Taipei • New Delhi • Cape Town • Sao Paulo • Mexico City • Madrid • Amsterdam • Munich • Paris • Milan



# CONTENTS

---

## **CHAPTER 1**   **Introductory Concepts**   **22**

---

- 1-1** Introduction to Digital 1s and 0s 24
- 1-2** Digital Signals 29
  - Need for Timing 30
  - Highs and Lows Over Time 31
  - Periodic/Aperiodic 31
  - Period/Frequency 31
  - Duty Cycle 32
  - Transitions 32
  - Edges/Events 32
- 1-3** Logic Circuits and Evolving Technology 33
  - Logic Circuits 33
  - Digital Integrated Circuits 34
- 1-4** Numerical Representations 34
  - Analog Representations 35
  - Digital Representations 35
- 1-5** Digital and Analog Systems 37
  - Advantages of Digital Techniques 37
  - Limitations of Digital Techniques 38
- 1-6** Digital Number Systems 39
  - Decimal System 39
  - Decimal Counting 40
  - Binary System 41
  - Binary Counting 42

- 1-7** Representing Signals with Numeric Quantities 43
- 1-8** Parallel and Serial Transmission 45
- 1-9** Memory 47
- 1-10** Digital Computers 48
  - Major Parts of a Computer 48
  - Types of Computers 49
  - Memory 50
  - Digital Progress Today and Tomorrow 51

## **CHAPTER 2**   **Number Systems and Codes**   **56**

---

- 2-1** Binary-to-Decimal Conversions 58
- 2-2** Decimal-to-Binary Conversions 59
  - Counting Range 61
- 2-3** Hexadecimal Number System 61
  - Hex-to-Decimal Conversion 62
  - Decimal-to-Hex Conversion 63
  - Hex-to-Binary Conversion 63
  - Binary-to-Hex Conversion 64
  - Counting in Hexadecimal 64
  - Usefulness of Hex 64
  - Summary of Conversions 65

- 2-4 BCD Code 66
  - Binary-Coded-Decimal Code 66
  - Comparison of BCD and Binary 67
- 2-5 The Gray Code 68
  - Quadrature Encoders 70
- 2-6 Putting it All Together 71
- 2-7 The Byte, Nibble, and Word 72
  - Bytes 72
  - Nibbles 72
  - Words 73
- 2-8 Alphanumeric Codes 73
  - ASCII Code 74
- 2-9 Parity Method For Error Detection 76
  - Parity Bit 77
  - Error Correction 78
- 2-10 Applications 79

## **CHAPTER 3 Describing Logic Circuits 88**

---

- 3-1 Boolean Constants and Variables 91
- 3-2 Truth Tables 92
- 3-3 OR Operation with OR Gates 93
  - OR Gate 94
  - Summary of the OR Operation 95
- 3-4 AND Operation with AND Gates 97
  - AND Gate 98
  - Summary of the AND Operation 99
- 3-5 NOT Operation 100
  - NOT Circuit (INVERTER) 101
  - Summary of Boolean Operations 101
- 3-6 Describing Logic Circuits Algebraically 102
  - Operator Precedence 102
  - Circuits Containing INVERTERS 103
- 3-7 Evaluating Logic-Circuit Outputs 104
  - Analysis Using a Table 105
- 3-8 Implementing Circuits from Boolean Expressions 107
- 3-9 NOR Gates and NAND Gates 108
  - NOR Gate 108
  - NAND Gate 110
- 3-10 Boolean Theorems 112
  - Multivariable Theorems 113

- 3-11 DeMorgan's Theorems 115
  - Implications of DeMorgan's Theorems 117
- 3-12 Universality of NAND Gates and NOR Gates 119
- 3-13 Alternate Logic-Gate Representations 122
  - Logic-Symbol Interpretation 124
  - Summary 124
- 3-14 Which Gate Representation to Use 125
  - Which Circuit Diagram Should Be Used? 127
  - Bubble Placement 127
  - Analyzing Circuits 128
  - Asserted Levels 130
  - Labeling Active-LOW Logic Signals 130
  - Labeling Bistate Signals 130
- 3-15 Propagation Delay 131
- 3-16 Summary of Methods to Describe Logic Circuits 132
- 3-17 Description Languages Versus Programming Languages 134
  - VHDL and AHDL 135
  - Computer Programming Languages 135
- 3-18 Implementing Logic Circuits with PLDs 137
- 3-19 HDL Format and Syntax 138
- 3-20 Intermediate Signals 141

## **CHAPTER 4 Combinational Logic Circuits 156**

---

- 4-1 Sum-of-Products Form 158
  - Product-of-Sums 158
- 4-2 Simplifying Logic Circuits 159
- 4-3 Algebraic Simplification 160
- 4-4 Designing Combinational Logic Circuits 165
  - Complete Design Procedure 167
- 4-5 Karnaugh Map Method 172
  - Karnaugh Map Format 172
  - Looping 174
  - Looping Groups of Two (Pairs) 174
  - Looping Groups of Four (Quads) 175
  - Looping Groups of Eight (Octets) 176
  - Complete Simplification Process 177
  - Filling a K Map from an Output Expression 180

	Don't-Care Conditions	181		
	Summary	183		
<b>4-6</b>	Exclusive-OR and Exclusive-NOR Circuits	183		
	Exclusive-OR	183		
	Exclusive-NOR	185		
<b>4-7</b>	Parity Generator and Checker	189		
<b>4-8</b>	Enable/Disable Circuits	190		
<b>4-9</b>	Basic Characteristics of Legacy Digital ICs	193		
	Bipolar and Unipolar Digital ICs	194		
	TTL Family	195		
	CMOS Family	196		
	Power and Ground	196		
	Logic-Level Voltage Ranges	197		
	Unconnected (Floating) Inputs	197		
	Logic-Circuit Connection Diagrams	198		
<b>4-10</b>	Troubleshooting Digital Systems	200		
<b>4-11</b>	Internal Digital IC Faults	202		
	Malfunction in Internal Circuitry	202		
	Input Internally Shorted to Ground or Supply	202		
	Output Internally Shorted to Ground or Supply	203		
	Open-Circuited Input or Output	203		
	Short Between Two Pins	205		
<b>4-12</b>	External Faults	206		
	Open Signal Lines	206		
	Shorted Signal Lines	207		
	Faulty Power Supply	207		
	Output Loading	208		
<b>4-13</b>	Troubleshooting Prototyped Circuits	210		
<b>4-14</b>	Programmable Logic Devices	214		
	PLD Hardware	215		
	Programming a PLD	216		
	Development Software	217		
	Design and Development Process	220		
<b>4-15</b>	Representing Data in HDL	222		
	Bit Arrays/Bit Vectors	223		
<b>4-16</b>	Truth Tables Using HDL	227		
<b>4-17</b>	Decision Control Structures in HDL	230		
	IF/ELSE	231		
	ELSIF	235		
	<b>CHAPTER 5 Flip-Flops and Related Devices</b>		<b>256</b>	
<b>5-1</b>	NAND Gate Latch	259		
	Setting the Latch (FF)	260		
	Resetting the Latch (FF)	260		
	Simultaneous Setting and Resetting	261		
	Summary of NAND Latch	261		
	Alternate Representations	262		
	Terminology	262		
<b>5-2</b>	NOR Gate Latch	265		
	Flip-Flop State on Power-Up	267		
<b>5-3</b>	Troubleshooting Case Study	267		
<b>5-4</b>	Digital Pulses	269		
<b>5-5</b>	Clock Signals and Clocked Flip-Flops	271		
	Clocked Flip-Flops	272		
	Setup and Hold Times	272		
<b>5-6</b>	Clocked S-R Flip-Flop	274		
	Internal Circuitry of the Edge-Triggered S-R Flip-Flop	276		
<b>5-7</b>	Clocked J-K Flip-Flop	278		
	Internal Circuitry of the Edge-Triggered J-K Flip-Flop	279		
<b>5-8</b>	Clocked D Flip-Flop	280		
	Implementation of the D Flip-Flop	281		
	Parallel Data Transfer	282		
<b>5-9</b>	D Latch (Transparent Latch)	282		
<b>5-10</b>	Asynchronous Inputs	284		
	Designations for Asynchronous Inputs	286		
<b>5-11</b>	Flip-Flop Timing Considerations	287		
	Setup and Hold Times	287		
	Propagation Delays	288		
	Maximum Clocking Frequency, $f_{MAX}$	288		
	Clock Pulse HIGH and LOW Times	288		
	Asynchronous Active Pulse Width	289		
	Clock Transition Times	289		
<b>5-12</b>	Potential Timing Problem in FF Circuits	289		
<b>5-13</b>	Flip-Flop Applications	291		
<b>5-14</b>	Flip-Flop Synchronization	292		
<b>5-15</b>	Detecting an Input Sequence	293		
<b>5-16</b>	Detecting a Transition or "Event"	295		
<b>5-17</b>	Data Storage and Transfer	296		
	Parallel Data Transfer	297		

5-18	Serial Data Transfer: Shift Registers	298		
	Hold Time Requirement	299		
	Serial Transfer Between Registers	300		
	Shift-Left Operation	301		
	Parallel Versus Serial Transfer	301		
5-19	Frequency Division and Counting	302		
	Counting Operation	303		
	State Transition Diagram	304		
	MOD Number	304		
5-20	Application of Flip-Flops with Timing Constraints	306		
	Timing Issues	310		
5-21	Microcomputer Application	313		
5-22	Schmitt-Trigger Devices	314		
5-23	One-Shot (Monostable Multivibrator)	316		
	Nonretriggerable One-Shot	316		
	Retriggerable One-Shot	317		
	Actual Devices	318		
	Monostable Multivibrator	318		
5-24	Clock Generator Circuits	319		
	Schmitt-Trigger Oscillator	319		
	555 Timer Used as an Astable Multivibrator	319		
	Crystal-Controlled Clock Generators	322		
5-25	Troubleshooting Flip-Flop Circuits	322		
	Open Inputs	323		
	Shorted Outputs	324		
	Clock Skew	325		
5-26	Sequential Circuits in PLDs Using Schematic Entry	327		
5-27	Sequential Circuits Using HDL	331		
	The D Latch	334		
5-28	Edge-Triggered Devices	335		
5-29	HDL Circuits with Multiple Components	340		
	2's-Complement Form	365		
	Representing Signed Numbers Using 2's Complement	365		
	Sign Extension	367		
	Negation	367		
	Special Case in 2's-Complement Representation	368		
6-3	Addition in the 2's-Complement System	371		
6-4	Subtraction in the 2's-Complement System	372		
	Arithmetic Overflow	373		
	Number Circles and Binary Arithmetic	374		
6-5	Multiplication of Binary Numbers	375		
	Multiplication in the 2's-Complement System	376		
6-6	Binary Division	377		
6-7	BCD Addition	377		
	Sum Equals 9 or Less	378		
	Sum Greater than 9	378		
	BCD Subtraction	379		
6-8	Hexadecimal Arithmetic	380		
	Hex Addition	380		
	Hex Subtraction	381		
	Hex Representation of Signed Numbers	382		
6-9	Arithmetic Circuits	383		
	Arithmetic/Logic Unit	383		
6-10	Parallel Binary Adder	384		
6-11	Design of a Full Adder	386		
	K-Map Simplification	388		
	Half Adder	389		
6-12	Complete Parallel Adder with Registers	389		
	Register Notation	390		
	Sequence of Operations	391		
6-13	Carry Propagation	392		
6-14	Integrated-Circuit Parallel Adder	393		
	Cascading Parallel Adders	393		
6-15	2's-Complement Circuits	395		
	Addition	395		
	Subtraction	395		
	Combined Addition and Subtraction	397		
<b>CHAPTER 6 Digital Arithmetic: Operations and Circuits</b>		<b>360</b>		
6-1	Binary Addition and Subtraction	362		
	Binary Addition	362		
	Binary Subtraction	363		
6-2	Representing Signed Numbers	363		
	1's-Complement Form	364		

<b>6-16</b>	ALU Integrated Circuits 398	<b>7-8</b>	Decoding a Counter 460
	The 74LS382/74HC382 ALU 399		Active-HIGH Decoding 461
	Expanding the ALU 401		Active-LOW Decoding 462
	Other ALUs 402		BCD Counter Decoding 462
<b>6-17</b>	Troubleshooting Case Study 402	<b>7-9</b>	Analyzing Synchronous Counters 464
<b>6-18</b>	Using Altera Library Functions 404	<b>7-10</b>	Synchronous Counter Design 467
	Megafunction LPMs for Arithmetic		Basic Idea 467
	Circuits 405		J-K Excitation Table 468
	Using a Parallel Adder to Count 409		Design Procedure 469
<b>6-19</b>	Logical Operations on Bit Arrays with		Stepper Motor Control 472
	HDLs 410		Synchronous Counter Design
<b>6-20</b>	HDL Adders 412		with D FF 474
<b>6-21</b>	Parameterizing the Bit Capacity of	<b>7-11</b>	Altera Library Functions for Counters 476
	a Circuit 414	<b>7-12</b>	HDL Counters 480
			State Transition Description
			Methods 481
			Behavioral Description 484
			Simulation of Basic Counters 487
			Full-Featured Counters in HDL 487
			Simulation of Full-Featured
			Counter 491
		<b>7-13</b>	Wiring HDL Modules Together 493
			MOD-100 BCD Counter 496
		<b>7-14</b>	State Machines 501
			Simulation of State Machines 504
			Traffic Light Controller State
			Machine 505
			Choosing HDL Coding Techniques 511
		<b>7-15</b>	Register Data Transfer 513
		<b>7-16</b>	IC Registers 513
			Parallel In/Parallel Out—The
			74ALS174/74HC174 514
			Serial In/Serial Out—The
			74ALS166/74HC166 516
			Parallel In/Serial Out—The
			74ALS165/74HC165 518
			Serial In/Parallel Out—The
			74ALS164/74HC164 520
		<b>7-17</b>	Shift-Register Counters 522
			Ring Counter 522
			Starting a Ring Counter 522
			Johnson Counter 523
			Decoding a Johnson Counter 525
			IC Shift-Register Counters 526
		<b>7-18</b>	Troubleshooting 526
		<b>7-19</b>	Megafunction Registers 529
<hr/>			
<b>CHAPTER 7 Counters and Registers</b>		<b>428</b>	
<b>7-1</b>	Asynchronous (Ripple) Counters 430		
	Signal Flow 431		
	MOD Number 432		
	Frequency Division 432		
	Duty Cycle 433		
<b>7-2</b>	Propagation Delay in Ripple		
	Counters 434		
<b>7-3</b>	Synchronous (Parallel) Counters 436		
	Circuit Operation 438		
	Advantage of Synchronous Counters		
	over Asynchronous 438		
	Actual ICs 438		
<b>7-4</b>	Counters with Mod Numbers $< 2^N$ 439		
	State Transition Diagram 441		
	Displaying Counter States 441		
	Changing the MOD Number 443		
	General Procedure 443		
	Decade Counters/BCD Counters 445		
<b>7-5</b>	Synchronous Down and Up/Down		
	Counters 446		
<b>7-6</b>	Presetable Counters 448		
	Synchronous Presetting 450		
<b>7-7</b>	IC Synchronous Counters 450		
	The 74ALS160-163/74HC160-163		
	Series 450		
	The 74ALS190-191/74HC190-191		
	Series 454		
	Multistage Arrangement 459		

---

- 7-20 HDL Registers 533
- 7-21 HDL Ring Counters 539
- 7-22 HDL One-Shots 541
  - Nonretriggerable One-Shot Simulation 543
  - Retriggerable, Edge-Triggered One-Shots in HDL 544
  - Edge-Triggered Retriggerable One-Shot Simulation 547
  
- CHAPTER 8 Integrated-Circuit Logic Families 570**

---

- 8-1 Digital IC Terminology 572
  - Current and Voltage Parameters (See Figure 8-1) 572
  - Fan-Out 573
  - Propagation Delays 574
  - Power Requirements 574
  - Noise Immunity 575
  - Invalid Voltage Levels 577
  - Current-Sourcing and Current-Sinking Action 577
  - IC Packages 578
- 8-2 The TTL Logic Family 581
  - Circuit Operation—LOW State 581
  - Circuit Operation—HIGH State 582
  - Current-Sinking Action 584
  - Current-Sourcing Action 584
  - Totem-Pole Output Circuit 584
  - TTL NOR Gate 585
  - Summary 585
- 8-3 TTL Data Sheets 586
  - Supply Voltage and Temperature Range 587
  - Voltage Levels 587
  - Maximum Voltage Ratings 588
  - Power Dissipation 588
  - Propagation Delays 588
- 8-4 TTL Series Characteristics 589
  - Standard TTL, 74 Series 590
  - Schottky TTL, 74S Series 590
  - Low-Power Schottky TTL, 74LS Series (LS-TTL) 591
  - Advanced Schottky TTL, 74AS Series (AS-TTL) 591
  - Advanced Low-Power Schottky TTL, 74ALS Series 591
  - 74F—Fast TTL 591
  - Comparison of TTL Series Characteristics 592
- 8-5 TTL Loading and Fan-Out 593
  - Determining the Fan-Out 594
- 8-6 Other TTL Characteristics 598
  - Unconnected Inputs (Floating) 598
  - Unused Inputs 598
  - Tied-Together Inputs 599
  - Biasing TTL Inputs Low 600
  - Current Transients 601
- 8-7 MOS Technology 602
  - The MOSFET 603
  - Basic MOSFET Switch 603
- 8-8 Complementary MOS Logic 605
  - CMOS Inverter 606
  - CMOS NAND Gate 606
  - CMOS NOR Gate 607
  - CMOS SET-RESET FF 608
- 8-9 CMOS Series Characteristics 608
  - 4000/14,000 Series 608
  - 74HC/HCT (High-Speed CMOS) 609
  - 74AC/ACT (Advanced CMOS) 609
  - 74AHC/AHCT (Advanced High-Speed CMOS) 609
  - BiCMOS 5-V Logic 609
  - Power-Supply Voltage 610
  - Logic Voltage Levels 610
  - Noise Margins 610
  - Power Dissipation 611
  - $P_D$  Increases with Frequency 611
  - Fan-Out 612
  - Switching Speed 612
  - Unused Inputs 613
  - Static Sensitivity 613
  - Latch-Up 614
- 8-10 Low-Voltage Technology 614
  - CMOS Family 615
  - BiCMOS Family 616
- 8-11 Open-Collector/Open-Drain Outputs 617
  - Open-Collector/Open-Drain Outputs 618

	Open-Collector/Open-Drain Buffer/ Drivers	620			
	IEEE/ANSI Symbol for Open-Collector/ Drain Outputs	621			
<b>8-12</b>	Tristate (Three-State) Logic Outputs	622			
	Advantage of Tristate	622			
	Tristate Buffers	623			
	Tristate ICs	625			
	IEEE/ANSI Symbol for Tristate Outputs	625			
<b>8-13</b>	High-Speed Bus Interface Logic	625			
<b>8-14</b>	CMOS Transmission Gate (Bilateral Switch)	627			
<b>8-15</b>	IC Interfacing	629			
	Interfacing 5-V TTL and CMOS	631			
	CMOS Driving TTL	632			
	CMOS Driving TTL in the HIGH State	632			
	CMOS Driving TTL in the LOW State	632			
<b>8-16</b>	Mixed-Voltage Interfacing	634			
	Low-Voltage Outputs Driving High-Voltage Loads	634			
	High-Voltage Outputs Driving Low-Voltage Loads	634			
<b>8-17</b>	Analog Voltage Comparators	636			
<b>8-18</b>	Troubleshooting	637			
	Using a Logic Pulser and Probe to Test a Circuit	638			
	Finding Shorted Nodes	638			
<b>8-19</b>	Characteristics of an FPGA	639			
	Power-Supply Voltage	639			
	Logic Voltage Levels	640			
	Power Dissipation	640			
	Maximum Input Voltage and Output Current Ratings	641			
	Switching Speed	641			
			<b>9-2</b>	BCD-to-7-Segment Decoder/Drivers	667
				Common-Anode Versus Common-Cathode LED Displays	668
			<b>9-3</b>	Liquid-Crystal Displays	669
				Driving an LCD	670
				Types of LCDs	671
			<b>9-4</b>	Encoders	673
				Priority Encoders	675
				74147 Decimal-to-BCD Priority Encoder	675
				Switch Encoder	676
			<b>9-5</b>	Troubleshooting	679
			<b>9-6</b>	Multiplexers (Data Selectors)	682
				Basic Two-Input Multiplexer	683
				Four-Input Multiplexer	684
				Eight-Input Multiplexer	684
				Quad Two-Input MUX (74ALS157/ HC157)	686
			<b>9-7</b>	Multiplexer Applications	688
				Data Routing	688
				Parallel-to-Serial Conversion	689
				Operation Sequencing	689
				Logic Function Generation	692
			<b>9-8</b>	Demultiplexers (Data Distributors)	693
				1-Line-to-8-Line Demultiplexer	694
				Security Monitoring System	695
				Synchronous Data Transmission System	697
				Time Division Multiplexing	699
			<b>9-9</b>	More Troubleshooting	703
			<b>9-10</b>	Magnitude Comparator	707
				Data Inputs	708
				Outputs	708
				Cascading Inputs	708
				Applications	709
			<b>9-11</b>	Code Converters	710
				Basic Idea	711
				Conversion Process	711
				Circuit Implementation	712
				Other Code Converter Implementations	714
			<b>9-12</b>	Data Busing	714
			<b>9-13</b>	The 74ALS173/HC173 Tristate Register	716
			<b>9-14</b>	Data Bus Operation	718
				Data Transfer Operation	719
<b>CHAPTER 9 MSI Logic Circuits</b>			<b>658</b>		
<b>9-1</b>	Decoders	659			
	ENABLE Inputs	660			
	BCD-to-Decimal Decoders	664			
	BCD-to-Decimal Decoder/Driver	665			
	Decoder Applications	665			



	Bus Signals	720
	Simplified Bus Timing Diagram	721
	Expanding the Bus	721
	Simplified Bus Representation	723
	Bidirectional Busing	724
<b>9-15</b>	Decoders Using HDL	725
<b>9-16</b>	The HDL 7-Segment Decoder/ Driver	729
<b>9-17</b>	Encoders Using HDL	732
<b>9-18</b>	HDL Multiplexers and Demultiplexers	736
<b>9-19</b>	HDL Magnitude Comparators	740
<b>9-20</b>	HDL Code Converters	741

## **CHAPTER 10 Digital System Projects Using HDL 764**

---

<b>10-1</b>	Small-Project Management	766
	Definition	766
	Strategic Planning/Problem Decomposition	766
	Synthesis and Testing	767
	System Integration and Testing	767
<b>10-2</b>	Stepper Motor Driver Project	767
	Problem Definition	768
	Strategic Planning/Problem Decomposition	769
	Synthesis and Testing	770
<b>10-3</b>	Keypad Encoder Project	775
	Problem Analysis	775
	Strategic Planning/Problem Decomposition	777
<b>10-4</b>	Digital Clock Project	781
	Top-Down Hierarchical Design	784
	Building the Blocks from the Bottom Up	786
	MOD-12 Design	789
	Combining Blocks Graphically	793
	Combining Blocks Using Only HDL	794
<b>10-5</b>	Microwave Oven Project	798
	Definition of the Project	799
	Strategic Planning/Problem Decomposition	800
	Synthesis/Integration and Testing	804
<b>10-6</b>	Frequency Counter Project	805

## **CHAPTER 11 Interfacing with the Analog World 814**

---

<b>11-1</b>	Review of Digital Versus Analog	815
<b>11-2</b>	Digital-to-Analog Conversion	817
	Analog Output	819
	Input Weights	819
	Resolution (Step Size)	820
	Percentage Resolution	821
	What Does Resolution Mean?	822
	Bipolar DACs	824
<b>11-3</b>	DAC Circuitry	824
	Conversion Accuracy	826
	DAC with Current Output	826
	R/2R Ladder	828
<b>11-4</b>	DAC Specifications	830
	Resolution	830
	Accuracy	830
	Offset Error	831
	Settling Time	831
	Monotonicity	831
<b>11-5</b>	An Integrated-Circuit DAC	832
<b>11-6</b>	DAC Applications	833
	Control	833
	Automatic Testing	833
	Signal Reconstruction	833
	A/D Conversion	833
	Digital Amplitude Control	833
	Serial DACs	834
<b>11-7</b>	Troubleshooting DACs	834
<b>11-8</b>	Analog-to-Digital Conversion	836
<b>11-9</b>	Digital-Ramp ADC	837
	A/D Resolution and Accuracy	840
	Conversion Time, $t_C$	841
<b>11-10</b>	Data Acquisition	842
	Reconstructing a Digitized Signal	844
	Aliasing	845
	Serial ADCs	846
<b>11-11</b>	Successive-Approximation ADC	846
	Conversion Time	849
	An Actual IC: The ADC0804 Successive- Approximation ADC	849

---

- 11-12 Flash ADCs 854
    - Conversion Time 856
  - 11-13 Other A/D Conversion Methods 856
    - Dual-Slope Integrating ADC 857
    - Voltage-to-Frequency ADC 858
    - Sigma/Delta Modulation 858
    - Pipelined ADC 860
  - 11-14 Typical ADC Architectures for Applications 862
  - 11-15 Sample-and-Hold Circuits 863
  - 11-16 Multiplexing 864
  - 11-17 Digital Signal Processing (DSP) 865
    - Digital Filtering 866
  - 11-18 Applications of Analog Interfacing 869
    - Data Acquisition Systems 869
    - Digital Camera 870
    - Digital Cellular Telephone 870
- CHAPTER 12 Memory Devices 886**
- 
- 12-1 Memory Terminology 888
  - 12-2 General Memory Operation 892
    - Address Inputs 893
    - The  $\overline{WE}$  Input 893
    - Output Enable ( $OE$ ) 894
    - Memory Enable 894
  - 12-3 CPU–Memory Connections 895
  - 12-4 Read-Only Memories 897
    - ROM Block Diagram 897
    - The Read Operation 898
  - 12-5 ROM Architecture 899
    - Register Array 900
    - Address Decoders 900
    - Output Buffers 900
  - 12-6 ROM Timing 901
  - 12-7 Types of ROMs 902
    - Mask-Programmed ROM 903
    - Programmable ROMs (PROMs) 905
    - Erasable Programmable ROM (EPROM) 906
    - Electrically Erasable PROM (EEPROM) 907
  - 12-8 Flash Memory 909
    - A Typical CMOS Flash Memory IC 910
    - Flash Technology: NOR and NAND 911
  - 12-9 ROM Applications 914
    - Embedded Microcontroller Program Memory 914
    - Data Transfer and Portability 914
    - Bootstrap Memory 914
    - Data Tables 915
    - Data Converter 915
    - Function Generator 915
  - 12-10 Semiconductor RAM 916
  - 12-11 RAM Architecture 917
    - Read Operation 918
    - Write Operation 918
    - Chip Select 918
    - Common Input/Output Pins 918
  - 12-12 Static RAM (SRAM) 919
    - Static-RAM Timing 920
    - Read Cycle 920
    - Write Cycle 922
  - 12-13 Dynamic RAM (DRAM) 922
  - 12-14 Dynamic RAM Structure and Operation 924
    - Address Multiplexing 925
  - 12-15 DRAM Read/Write Cycles 929
    - DRAM Read Cycle 929
    - DRAM Write Cycle 930
  - 12-16 DRAM Refreshing 930
  - 12-17 DRAM Technology 933
    - Memory Modules 933
    - FPM DRAM 934
    - EDO DRAM 934
    - SDRAM 934
    - DDRSDRAM 934
  - 12-18 Other Memory Technologies 935
    - Magnetic Storage 935
    - Optical Memory 936
    - Phase Change Ram (PRAM) 937
    - Ferroelectric RAM (FRAM) 937
  - 12-19 Expanding Word Size and Capacity 937
    - Expanding Word Size 938
    - Expanding Capacity 940
    - Incomplete Address Decoding 943
    - Combining DRAM Chips 944
-

- 12-20 Special Memory Functions 945
  - Cache Memory 946
  - First-In, First-Out Memory (FIFO) 947
  - Circular Buffers 948

## **CHAPTER 13 Programmable Logic Device Architectures 960**

---

- 13-1 Digital Systems Family Tree 962
  - More on PLDs 964
- 13-2 Fundamentals of PLD Circuitry 968
  - PLD Symbolology 969

- 13-3 PLD Architectures 970
  - PROMs 970
  - Programmable Array Logic (PAL) 971
  - Field Programmable Logic Array (FPLA) 974
  - Generic Array Logic (GAL) 974
- 13-4 The Altera MAX and MAX II Families 975
- 13-5 Generations of HCPLDs 978

### **Glossary 982**

### **Answers to Selected Problems 995**

### **Index of ICs 1003**

### **Index 1006**

---