

# Computer Organization and Architecture

*Designing for Performance*

Eleventh Edition

**William Stallings**



330 Hudson Street, New York, NY 10013

# Contents

Preface xiii

About the Author xxii

## Chapter 1 Basic Concepts and Computer Evolution 1

1.1 Organization and Architecture 2

1.2 Structure and Function 3

1.3 The IAS Computer 11

1.4 Gates, Memory Cells, Chips, and Multichip Modules 17

1.5 The Evolution of the Intel x86 Architecture 23

1.6 Embedded Systems 24

1.7 ARM Architecture 29

1.8 Key Terms, Review Questions, and Problems 34

## Chapter 2 Performance Concepts 37

2.1 Designing for Performance 38

2.2 Multicore, MICs, and GPGPUs 44

2.3 Two Laws that Provide Insight: Ahmdahl's Law and Little's Law 45

2.4 Basic Measures of Computer Performance 48

2.5 Calculating the Mean 51

2.6 Benchmarks and SPEC 59

2.7 Key Terms, Review Questions, and Problems 66

## Chapter 3 A Top-Level View of Computer Function and Interconnection 72

3.1 Computer Components 73

3.2 Computer Function 75

3.3 Interconnection Structures 90

3.4 Bus Interconnection 92

3.5 Point-to-Point Interconnect 94

3.6 PCI Express 99

3.7 Key Terms, Review Questions, and Problems 107

## Chapter 4 The Memory Hierarchy: Locality and Performance 112

4.1 Principle of Locality 113

4.2 Characteristics of Memory Systems 118

4.3 The Memory Hierarchy 121

4.4 Performance Modeling of a Multilevel Memory Hierarchy 128

4.5 Key Terms, Review Questions, and Problems 135

## **Chapter 5 Cache Memory 138**

**5.1 Cache Memory Principles 139**

**5.2 Elements of Cache Design 143**

**5.3 Intel x86 Cache Organization 165**

**5.4 The IBM z13 Cache Organization 168**

**5.5 Cache Performance Models 169**

**5.6 Key Terms, Review Questions, and Problems 173**

## **Chapter 6 Internal Memory 177**

**6.1 Semiconductor Main Memory 178**

**6.2 Error Correction 187**

**6.3 DDR DRAM 192**

**6.4 eDRAM 197**

**6.5 Flash Memory 199**

**6.6 Newer Nonvolatile Solid-State Memory Technologies 202**

**6.7 Key Terms, Review Questions, and Problems 205**

## **Chapter 7 External Memory 210**

**7.1 Magnetic Disk 211**

**7.2 RAID 221**

**7.3 Solid State Drives 231**

**7.4 Optical Memory 234**

**7.5 Magnetic Tape 240**

**7.6 Key Terms, Review Questions, and Problems 242**

## **Chapter 8 Input/Output 245**

**8.1 External Devices 247**

**8.2 I/O Modules 249**

**8.3 Programmed I/O 252**

**8.4 Interrupt-Driven I/O 256**

**8.5 Direct Memory Access 265**

**8.6 Direct Cache Access 271**

**8.7 I/O Channels and Processors 278**

**8.8 External Interconnection Standards 280**

**8.9 IBM z13 I/O Structure 283**

**8.10 Key Terms, Review Questions, and Problems 287**

## **Chapter 9 Operating System Support 291**

**9.1 Operating System Overview 292**

- 9.2 Scheduling 303**
- 9.3 Memory Management 309**
- 9.4 Intel x86 Memory Management 320**
- 9.5 ARM Memory Management 325**
- 9.6 Key Terms, Review Questions, and Problems 330**

**Chapter 10 Number Systems 334**

- 10.1 The Decimal System 335**
- 10.2 Positional Number Systems 336**
- 10.3 The Binary System 337**
- 10.4 Converting Between Binary and Decimal 337**
- 10.5 Hexadecimal Notation 340**
- 10.6 Key Terms and Problems 342**

**Chapter 11 Computer Arithmetic 344**

- 11.1 The Arithmetic and Logic Unit 345**
- 11.2 Integer Representation 346**
- 11.3 Integer Arithmetic 351**
- 11.4 Floating-Point Representation 366**
- 11.5 Floating-Point Arithmetic 374**
- 11.6 Key Terms, Review Questions, and Problems 383**

**Chapter 12 Digital Logic 388**

- 12.1 Boolean Algebra 389**
- 12.2 Gates 394**
- 12.3 Combinational Circuits 396**
- 12.4 Sequential Circuits 414**
- 12.5 Programmable Logic Devices 423**
- 12.6 Key Terms and Problems 428**

**Chapter 13 Instruction Sets: Characteristics and Functions 432**

- 13.1 Machine Instruction Characteristics 433**
- 13.2 Types of Operands 440**
- 13.3 Intel x86 and ARM Data Types 442**
- 13.4 Types of Operations 445**
- 13.5 Intel x86 and ARM Operation Types 458**
- 13.6 Key Terms, Review Questions, and Problems 466**
- Appendix 13A Little-, Big-, and Bi-Endian 472**

**Chapter 14 Instruction Sets: Addressing Modes and Formats 476**

- 14.1 Addressing Modes 477**
- 14.2 x86 and ARM Addressing Modes 483**
- 14.3 Instruction Formats 489**
- 14.4 x86 and ARM Instruction Formats 497**
- 14.5 Key Terms, Review Questions, and Problems 502**

## **Chapter 15 Assembly Language and Related Topics 506**

- 15.1 Assembly Language Concepts 507**
- 15.2 Motivation for Assembly Language Programming 510**
- 15.3 Assembly Language Elements 512**
- 15.4 Examples 518**
- 15.5 Types of Assemblers 523**
- 15.6 Assemblers 523**
- 15.7 Loading and Linking 526**
- 15.8 Key Terms, Review Questions, and Problems 533**

## **Chapter 16 Processor Structure and Function 537**

- 16.1 Processor Organization 538**
- 16.2 Register Organization 539**
- 16.3 Instruction Cycle 545**
- 16.4 Instruction Pipelining 548**
- 16.5 Processor Organization for Pipelining 566**
- 16.6 The x86 Processor Family 568**
- 16.7 The ARM Processor 575**
- 16.8 Key Terms, Review Questions, and Problems 581**

## **Chapter 17 Reduced Instruction Set Computers 586**

- 17.1 Instruction Execution Characteristics 588**
- 17.2 The Use of a Large Register File 593**
- 17.3 Compiler-Based Register Optimization 598**
- 17.4 Reduced Instruction Set Architecture 600**
- 17.5 RISC Pipelining 606**
- 17.6 MIPS R4000 610**
- 17.7 SPARC 616**
- 17.8 Processor Organization for Pipelining 621**
- 17.9 CISC, RISC, and Contemporary Systems 623**
- 17.10 Key Terms, Review Questions, and Problems 625**

## **Chapter 18 Instruction-Level Parallelism and Superscalar Processors 629**

**18.1 Overview 630**

**18.2 Design Issues 637**

**18.3 Intel Core Microarchitecture 646**

**18.4 ARM Cortex-A8 652**

**18.5 ARM Cortex-M3 658**

**18.6 Key Terms, Review Questions, and Problems 663**

**Chapter 19 Control Unit Operation and Microprogrammed Control 669**

**19.1 Micro-operations 670**

**19.2 Control of the Processor 676**

**19.3 Hardwired Implementation 686**

**19.4 Microprogrammed Control 689**

**19.5 Key Terms, Review Questions, and Problems 698**

**Chapter 20 Parallel Processing 701**

**20.1 Multiple Processors Organization 703**

**20.2 Symmetric Multiprocessors 705**

**20.3 Cache Coherence and the MESI Protocol 709**

**20.4 Multithreading and Chip Multiprocessors 718**

**20.5 Clusters 723**

**20.6 Nonuniform Memory Access 726**

**20.7 Key Terms, Review Questions, and Problems 730**

**Chapter 21 Multicore Computers 736**

**21.1 Hardware Performance Issues 737**

**21.2 Software Performance Issues 740**

**21.3 Multicore Organization 745**

**21.4 Heterogeneous Multicore Organization 747**

**21.5 Intel Core i7-5960X 756**

**21.6 ARM Cortex-A15 MPCore 757**

**21.7 IBM z13 Mainframe 762**

**21.8 Key Terms, Review Questions, and Problems 765**

**Appendix A System Buses 768**

**A.1 Bus Structure 769**

**A.2 Multiple-Bus Hierarchies 770**

**A.3 Elements of Bus Design 772**

**Appendix B Victim Cache Strategies 777**

**B.1 Victim Cache 778**

**B.2 Selective Victim Cache 780**

**Appendix C Interleaved Memory 782**

**Appendix D The International Reference Alphabet 785**

**Appendix E Stacks 788**

**E.1 Stacks 789**

**E.2 Stack Implementation 790**

**E.3 Expression Evaluation 791**

**Appendix F Recursive Procedures 795**

**F.1 Recursion 796**

**F.2 Activation Tree Representation 797**

**F.3 Stack Implementation 803**

**F.4 Recursion and Iteration 804**

**Appendix G Additional Instruction Pipeline Topics 807**

**G.1 Pipeline Reservation Tables 808**

**G.2 Reorder Buffers 815**

**G.3 Tomasulo's Algorithm 818**

**G.4 Scoreboarding 822**

**Glossary 826**

**References 835**

**Supplemental Materials**

**Index 844**