

Ata Elahi

# Computer Systems

Digital Design,  
Fundamentals of Computer Architecture  
and Assembly Language



Springer

# Contents

<b>1</b>	<b>Signals and Number Systems</b> . . . . .	<b>1</b>
1.1	Introduction . . . . .	1
1.2	Analog Signals . . . . .	2
1.2.1	Characteristics of an Analog Signal . . . . .	3
1.3	Digital Signals . . . . .	5
1.4	Number System . . . . .	5
1.4.1	Converting from Binary to Decimal . . . . .	6
1.4.2	Converting from Decimal Integer to Binary . . . . .	7
1.4.3	Converting Decimal Fraction to Binary . . . . .	8
1.4.4	Converting from Hex to Binary . . . . .	9
1.4.5	Binary Addition . . . . .	10
1.5	Complement and Two's Complement . . . . .	11
1.5.1	Subtraction of Unsigned Number Using Two's Complement . . . . .	11
1.6	Unsigned, Signed Magnitude, and Signed Two's Complement Binary Number . . . . .	12
1.7	Binary Addition Using Signed Two's Complement . . . . .	13
1.8	Floating Point Representation . . . . .	14
1.8.1	Single Precision Representation . . . . .	15
1.9	Binary-Coded Decimal (BCD) . . . . .	16
1.10	Coding Schemes . . . . .	17
1.10.1	ASCII Code . . . . .	17
1.10.2	Universal Code or Unicode . . . . .	17
1.11	Parity Bit . . . . .	21
1.12	Clock . . . . .	21
1.13	Transmission Modes . . . . .	22
1.13.1	Asynchronous Transmission . . . . .	22
1.13.2	Synchronous Transmission . . . . .	23

1.14	Transmission Methods . . . . .	23
1.14.1	Serial Transmission . . . . .	24
1.14.2	Parallel Transmission . . . . .	24
1.15	Summary . . . . .	24
<b>2</b>	<b>Boolean Logics and Logic Gates . . . . .</b>	<b>29</b>
2.1	Introduction . . . . .	29
2.2	Boolean Logics and Logic Gates . . . . .	30
2.3	Integrated Circuit (IC) Classifications . . . . .	33
2.4	Boolean Algebra Theorems . . . . .	36
2.5	Boolean Function . . . . .	39
2.6	Summary . . . . .	40
<b>3</b>	<b>Minterms, Maxterms, Karnaugh Map (K-Map), and Universal Gates . . . . .</b>	<b>47</b>
3.1	Introduction . . . . .	47
3.2	Minterms . . . . .	48
3.3	Maxterms . . . . .	51
3.4	Karnaugh Map (K-Map) . . . . .	52
3.4.1	Three-Variable Map . . . . .	53
3.4.2	Four-Variable K-Map . . . . .	57
3.5	Sum of Products (SOP) and Product of Sums (POS) . . . . .	58
3.6	<i>Don't Care</i> Conditions . . . . .	60
3.7	Universal Gates . . . . .	61
3.7.1	Using NAND Gates . . . . .	62
3.7.2	Using NOR Gates . . . . .	63
3.7.3	Implementation of Logic Functions Using NAND Gates or NOR Gates Only . . . . .	64
3.7.4	Using NAND Gates . . . . .	64
3.7.5	Using NOR Gates . . . . .	65
3.8	Summary . . . . .	66
<b>4</b>	<b>Combinational Logic . . . . .</b>	<b>71</b>
4.1	Introduction . . . . .	71
4.2	Analysis of Combinational Logic . . . . .	72
4.3	Design of Combinational Logic . . . . .	72
4.4	Decoder . . . . .	75
4.4.1	Implementing a Function Using a Decoder . . . . .	76
4.5	Encoder . . . . .	76
4.6	Multiplexer (MUX) . . . . .	77
4.6.1	Designing Large Multiplexer Using Smaller Multiplexers . . . . .	81
4.6.2	Implementing Functions Using Multiplexer . . . . .	83
4.7	Half Adder, Full Adder, Binary Adder, and Subtractor . . . . .	84
4.7.1	4-Bit Binary Adder . . . . .	87
4.7.2	Subtractor . . . . .	88

4.8	ALU (Arithmetic Logic Unit) . . . . .	88
4.9	Seven-Segment Display . . . . .	89
4.10	Summary . . . . .	92
<b>5</b>	<b>Synchronous Sequential Logic</b> . . . . .	<b>97</b>
5.1	Introduction . . . . .	97
5.2	S-R Latch . . . . .	98
5.3	D Flip-Flop . . . . .	99
5.4	J-K Flip-Flop . . . . .	100
5.5	T Flip-Flop . . . . .	101
5.6	Register . . . . .	101
5.7	Frequency Divider Using J-K Flip-Flop . . . . .	102
5.8	Analysis of Sequential Logic . . . . .	104
5.9	State Diagram . . . . .	106
5.10	Flip-Flop Excitation Table . . . . .	107
5.11	Counter . . . . .	108
5.12	Summary . . . . .	110
<b>6</b>	<b>Introduction to Computer Architecture</b> . . . . .	<b>115</b>
6.1	Introduction . . . . .	115
6.2	Components of a Microcomputer . . . . .	115
6.2.1	Central Processing Unit (CPU) . . . . .	116
6.2.2	CPU Buses . . . . .	116
6.2.3	32-Bit Versus 64-Bit CPU . . . . .	118
6.3	CPU Technology . . . . .	118
6.4	CPU Architecture . . . . .	120
6.5	Intel Microprocessor Family . . . . .	120
6.6	Multicore Processors . . . . .	122
6.7	CPU Instruction Execution . . . . .	123
6.8	Disk Controller . . . . .	125
6.9	Microcomputer Bus . . . . .	126
6.9.1	ISA Bus . . . . .	127
6.9.2	Microchannel Architecture Bus . . . . .	127
6.9.3	EISA Bus . . . . .	127
6.9.4	VESA Bus . . . . .	127
6.9.5	PCI Bus . . . . .	127
6.9.6	Universal Serial BUS (USB) . . . . .	128
6.9.7	USB Architecture . . . . .	129
6.9.8	PCI Express Bus . . . . .	131
6.9.9	PCI Express Architecture . . . . .	131
6.9.10	PCI Express Protocol Architecture . . . . .	132
6.10	FireWire . . . . .	132
6.10.1	HDMI (High-Definition <i>Multimedia</i> Interface) . . . . .	133
6.11	Summary . . . . .	133

<b>7</b>	<b>Memory</b> . . . . .	137
7.1	Introduction . . . . .	137
7.2	Semiconductor Memory . . . . .	137
7.3	Hard Disk . . . . .	142
7.4	Solid-State Drive (SSD) . . . . .	144
7.5	Memory Hierarchy . . . . .	144
	7.5.1 Virtual Memory . . . . .	153
	7.5.2 Memory Organization of a Computer . . . . .	155
<b>8</b>	<b>Assembly Language and ARM Instructions Part I</b> . . . . .	161
8.1	Introduction . . . . .	161
8.2	Instruction Set Architecture (ISA) . . . . .	162
	8.2.1 Classification of Instruction Based on Number of Operands . . . . .	162
8.3	ARM Processor Architecture . . . . .	163
8.4	ARM Registers . . . . .	165
8.5	ARM Instructions . . . . .	166
	8.5.1 Data Processing Instructions . . . . .	167
	8.5.2 Compare and Test Instructions . . . . .	169
	8.5.3 Register Swap Instructions (MOV and MVN) . . . . .	170
	8.5.4 Shift and Rotate Instructions . . . . .	171
	8.5.5 ARM Unconditional Instructions and Conditional Instructions . . . . .	173
8.6	ARM Data Processing Instruction Format . . . . .	174
8.7	Stack Operation and Instructions . . . . .	177
8.8	Branch (B) and Branch with Link Instruction (BL) . . . . .	178
	8.8.1 B and BL Instruction Format . . . . .	179
8.9	Multiply (MUL) and Multiply-Accumulate (MLA) Instructions . . . . .	180
	8.9.1 Multiply Instruction Format . . . . .	180
8.10	Summary . . . . .	181
8.11	Problems and Questions . . . . .	181
<b>9</b>	<b>ARM Instructions Part II</b> . . . . .	185
9.1	Introduction . . . . .	185
9.2	ARM Data Transfer Instructions . . . . .	185
	9.2.1 ARM Pseudo Instructions . . . . .	186
	9.2.2 Store Instructions (STR) . . . . .	187
9.3	ARM Addressing Mode . . . . .	187
	9.3.1 Immediate Addressing . . . . .	188
	9.3.2 Pre-indexed . . . . .	188
	9.3.3 Pre-indexed with Write Back . . . . .	189
	9.3.4 Post-index Addressing . . . . .	190
9.4	Swap Memory and Register (SWAP) . . . . .	191

9.5	Bits Field Instructions . . . . .	191
9.5.1	BFC (Bit Field Clear Instruction) . . . . .	191
9.5.2	BFI (Bit Insertion Instruction) . . . . .	192
9.6	Data Representation and Memory . . . . .	192
9.7	Summary . . . . .	194
<b>10</b>	<b>ARM Assembly Language Programming Using Keil</b>	
	<b>Development Tools . . . . .</b>	<b>197</b>
10.1	Introduction . . . . .	197
10.2	Keil Development Tools for ARM Assembly . . . . .	198
10.2.1	Assembling a Program . . . . .	201
10.2.2	Running the Debugger/Simulator . . . . .	204
10.2.3	Program Template . . . . .	208
10.3	Programming Rules . . . . .	208
10.4	Data Representation and Memory . . . . .	209
10.5	Directives . . . . .	209
10.5.1	Data Directive . . . . .	210
10.6	Memory in $\mu$ Vision v5 . . . . .	211
10.7	Summary . . . . .	212
	<b>Appendix: Digital Design Laboratory Experiments</b>	
	<b>Using LOGISIM . . . . .</b>	<b>217</b>
	<b>References . . . . .</b>	<b>255</b>
	<b>Index . . . . .</b>	<b>257</b>